Ð þí{8u (tÔ.ti,am335x-bone-blackti,am335x-boneti,am33xx&7TI AM335x BeagleBone Blackchosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000ƒ/ocp/can@481d0000Š/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#”/ocp/usb@47400000/usb-phy@47401300#™/ocp/usb@47400000/usb-phy@47401b00&ž/ocp/ethernet@4a100000/slave@4a100200&¨/ocp/ethernet@4a100000/slave@4a100300memory²memory¾€cpuscpu@0arm,cortex-a8²cpu¾  ü€›ˆ 'À±(¡ *ˆ28*ˆÓåìcpuø“àpmuarm,cortex-a8-pmusocti,omap-inframpu ti,omap3-mpumpuocp simple-bus'l3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus 'DÀ(wkup_m3@100000ti,am3352-wkup-m3¾@  .umemdmemwkup_m38am335x-pm-firmware.elfG&M&prcm@200000 ti,am3-prcm¾ @clocksclk_32768_ckU fixed-clockb€GMclk_rc32k_ckU fixed-clockb}GMvirt_19200000_ckU fixed-clockb$øG!M!virt_24000000_ckU fixed-clockbn6G"M"virt_25000000_ckU fixed-clockb}x@G#M#virt_26000000_ckU fixed-clockbŒº€G$M$tclkin_ckU fixed-clockb·GMdpll_core_ckUti,am3-dpll-core-clockå ¾\hGMdpll_core_x2_ckUti,am3-dpll-x2-clockåGMdpll_core_m4_ckUti,divider-clockår¾€}GMdpll_core_m5_ckUti,divider-clockår¾„}GMdpll_core_m6_ckUti,divider-clockår¾Ø}dpll_mpu_ckUti,am3-dpll-clockå ¾ˆ ,GMdpll_mpu_m2_ckUti,divider-clockår¾¨}dpll_ddr_ckUti,am3-dpll-no-gate-clockå ¾”4@GMdpll_ddr_m2_ckUti,divider-clockår¾ }GMdpll_ddr_m2_div2_ckUfixed-factor-clock唟dpll_disp_ckUti,am3-dpll-no-gate-clockå ¾˜HTG M dpll_disp_m2_ckUti,divider-clockå r¾¤}©GMdpll_per_ckU!ti,am3-dpll-no-gate-j-type-clockå ¾ŒpœG M dpll_per_m2_ckUti,divider-clockå r¾¬}G M dpll_per_m2_div4_wkupdm_ckUfixed-factor-clockå ”Ÿdpll_per_m2_div4_ckUfixed-factor-clockå ”Ÿcefuse_fckUti,gate-clockå¼¾ clk_24mhzUfixed-factor-clockå ”ŸG M clkdiv32k_ckUfixed-factor-clockå ”ŸÜG M clkdiv32k_ickUti,gate-clockå ¼¾LGMl3_gclkUfixed-factor-clock唟GMpruss_ocp_gclkU ti,mux-clockå¾0mmu_fckUti,gate-clockå¼¾ timer1_fckU ti,mux-clockå¾(timer2_fckU ti,mux-clock å¾timer3_fckU ti,mux-clock å¾ timer4_fckU ti,mux-clock å¾timer5_fckU ti,mux-clock å¾timer6_fckU ti,mux-clock å¾timer7_fckU ti,mux-clock å¾usbotg_fckUti,gate-clockå ¼¾|dpll_core_m4_div2_ckUfixed-factor-clock唟GMieee5000_fckUti,gate-clockå¼¾äwdt1_fckU ti,mux-clockå¾8l4_rtc_gclkUfixed-factor-clock唟l4hs_gclkUfixed-factor-clock唟l3s_gclkUfixed-factor-clock唟l4fw_gclkUfixed-factor-clock唟l4ls_gclkUfixed-factor-clock唟G%M%sysclk_div_ckUfixed-factor-clock唟cpsw_125mhz_gclkUfixed-factor-clock唟G;M;cpsw_cpts_rft_clkU ti,mux-clockå¾ G<M<gpio0_dbclk_mux_ckU ti,mux-clock å¾<GMgpio0_dbclkUti,gate-clockå¼¾gpio1_dbclkUti,gate-clockå¼¾¬gpio2_dbclkUti,gate-clockå¼¾°gpio3_dbclkUti,gate-clockå¼¾´lcd_gclkU ti,mux-clock å ¾4©GMmmc_clkUfixed-factor-clockå ”Ÿgfx_fclk_clksel_ckU ti,mux-clockå ¼¾,GMgfx_fck_div_ckUti,divider-clockå¾,rsysclkout_pre_ckU ti,mux-clockå ¾GMclkout2_div_ckUti,divider-clockå¼r¾GMdbg_sysclk_ckUti,gate-clockå¼¾GMdbg_clka_ckUti,gate-clockå¼¾GMstm_pmd_clock_mux_ckU ti,mux-clockå¼¾GMtrace_pmd_clk_mux_ckU ti,mux-clockå¼¾GMstm_clk_div_ckUti,divider-clockå¼r@¾Étrace_clk_div_ckUti,divider-clockå¼r@¾Éclkout2_ckUti,gate-clockå¼¾clockdomainsclk_24mhz_clkdmti,clockdomainåscm@210000ti,am3-scmsimple-bus¾!  '! pinmux@800pinctrl-single¾8ß ýdefault( user_leds_s0 2TX\`GCMCpinmux_i2c0_pins2ˆ0Œ0G+M+pinmux_i2c2_pins2x3|3G/M/pinmux_uart0_pins2p0tG*M*pinmux_clkout2_pin2´G M cpsw_defaulth200 $(,0004080<0@0G=M=cpsw_sleeph2'''' '$'(','0'4'8'<'@'G>M>davinci_mdio_default2H0LG?M?davinci_mdio_sleep2H'L'G@M@pinmux_mmc1_pins2`/G0M0pinmux_emmc_pinsP2€2„2111 11111G3M3nxp_hdmi_bonelt_pins¨2° ¤¨¬°´¸¼ÀÄÈÌÐÔØÜàäèìG,M,nxp_hdmi_bonelt_off_pins2°G-M-scm_conf@0syscon¾G5M5clockssys_clkin_ckU ti,mux-clockå!"#$¼¾@GMadc_tsc_fckUfixed-factor-clock唟dcan0_fckUfixed-factor-clock唟G4M4dcan1_fckUfixed-factor-clock唟G6M6mcasp0_fckUfixed-factor-clock唟mcasp1_fckUfixed-factor-clock唟smartreflex0_fckUfixed-factor-clock唟smartreflex1_fckUfixed-factor-clock唟sha0_fckUfixed-factor-clock唟aes0_fckUfixed-factor-clock唟rng_fckUfixed-factor-clock唟ehrpwm0_tbclk@44e10664Uti,gate-clockå%¼¾dehrpwm1_tbclk@44e10664Uti,gate-clockå%¼¾dehrpwm2_tbclk@44e10664Uti,gate-clockå%¼¾dwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc¾$$NF&O'(clockdomainsinterrupt-controller@48200000ti,am33xx-intcVk¾H GMedma@49000000 ti,edma3tpcctptc0tptc1tptc2¾IDá@  |G)M)gpio@44e07000ti,omap4-gpiogpio1‡—Vk¾Dàp`G1M1gpio@4804c000ti,omap4-gpiogpio2‡—Vk¾HÀbGDMDgpio@481ac000ti,omap4-gpiogpio3‡—Vk¾HÀ gpio@481ae000ti,omap4-gpiogpio4‡—Vk¾Hà>serial@44e09000ti,am3352-uartti,omap3-uartuart1bÜl¾Dà H£okayª))¯txrxdefault(*serial@48022000ti,am3352-uartti,omap3-uartuart2bÜl¾H I £disabledª))¯txrxserial@48024000ti,am3352-uartti,omap3-uartuart3bÜl¾H@ J £disabledª))¯txrxserial@481a6000ti,am3352-uartti,omap3-uartuart4bÜl¾H` , £disabledserial@481a8000ti,am3352-uartti,omap3-uartuart5bÜl¾H€ - £disabledserial@481aa000ti,am3352-uartti,omap3-uartuart6bÜl¾H  . £disabledi2c@44e0b000 ti,omap4-i2ci2c1¾Dà°F£okaydefault(+b€tps@24¾$ ti,tps65217¹regulatorsregulator@0¾Õdcdc1 êvdds_dprùregulator@1¾Õdcdc2êvdd_mpu H%7È=ùGMregulator@2¾Õdcdc3 êvdd_core H%Œ0=ùregulator@3¾Õldo1êvio,vrtc,vddsùregulator@4¾Õldo2 êvdd_3v3auxùregulator@5¾Õldo3êvdd_1v8ù w@%w@regulator@6¾Õldo4 êvdd_3v3aùbaseboard_eeprom@50 at,24c256¾Pbaseboard_data@0¾tda19988 nxp,tda998x¾p defaultoff(,O-portendpoint@0Y.GBMBi2c@4802a000 ti,omap4-i2ci2c2¾H G £disabledi2c@4819c000 ti,omap4-i2ci2c3¾HÀ£okaydefault(/b† cape_eeprom0@54 at,24c256¾Tcape_data@0¾cape_eeprom1@55 at,24c256¾Ucape_data@0¾cape_eeprom2@56 at,24c256¾Vcape_data@0¾cape_eeprom3@57 at,24c256¾Wcape_data@0¾mmc@48060000ti,omap4-hsmmcmmc1ivª))¯txrx@&¾H£okayªdefault(0 ´1½2mmc@481d8000ti,omap4-hsmmcmmc2vª))¯txrx&¾H€£okay½2default(3ªmmc@47810000ti,omap4-hsmmcmmc3v&¾G £disabledspinlock@480ca000ti,omap4-hwspinlock¾H   spinlockÉwdt@44e35000 ti,omap3-wdt wd_timer2¾DãP[can@481cc000ti,am3352-d_cand_can0¾HÀ å4ìfck ×5D4 £disabledcan@481d0000ti,am3352-d_cand_can1¾H å6ìfck ×5D7 £disabledmailbox@480C8000ti,omap4-mailbox¾H €MmailboxæòG'M'wkup_m3  !G(M(timer@44e31000ti,am335x-timer-1ms¾DãCtimer1,timer@48040000ti,am335x-timer¾HDtimer2timer@48042000ti,am335x-timer¾H Etimer3timer@48044000ti,am335x-timer¾H@\timer4;timer@48046000ti,am335x-timer¾H`]timer5;timer@48048000ti,am335x-timer¾H€^timer6;timer@4804a000ti,am335x-timer¾H _timer7;rtc@44e3e000ti,am3352-rtcti,da830-rtc¾DãàKLrtcHspi@48030000ti,omap4-mcspi¾HA`spi0 ª))))¯tx0rx0tx1rx1 £disabledspi@481a0000ti,omap4-mcspi¾H}`spi1 ª)*)+),)-¯tx0rx0tx1rx1 £disabledusb@47400000ti,am33xx-usb¾G@' usb_otg_hs£okaycontrol@44e10620ti,am335x-usb-ctrl-module¾Dá DáH.phy_ctrlwakeup£okayG7M7usb-phy@47401300ti,am335x-usb-phy¾G@.phy£okayn7G8M8usb@47401000ti,musb-am33xx£okay¾G@G@ .mccontrolzmc Šperipheral’¤³ ÃôÐ8hª9999999999 9 9 9 9 99999999999 9 9 9 9 9„¯rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phy¾G@.phy£okayn7G:M:usb@47401800ti,musb-am33xx£okay¾G@G@ .mccontrolzmcŠhost’¤³ ÃôÐ:hª999999999999999999999999999999„¯rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 ¾G@G@ G@0G@@@#.gluecontrollerschedulerqueuemgrzglue|Õã£okayG9M9epwmss@48300000ti,am33xx-pwmss¾H0epwmss0 £disabled$'H0H0€H0€H0€€H0H0€ecap@48300100ti,am33xx-ecapñ¾H0€zecap0ecap0 £disabledehrpwm@48300200ti,am33xx-ehrpwmñ¾H0€ehrpwm0 £disabledepwmss@48302000ti,am33xx-pwmss¾H0 epwmss1 £disabled$'H0!H0!€H0!€H0!€€H0"H0"€ecap@48302100ti,am33xx-ecapñ¾H0!€/zecap1ecap1 £disabledehrpwm@48302200ti,am33xx-ehrpwmñ¾H0"€ehrpwm1 £disabledepwmss@48304000ti,am33xx-pwmss¾H0@epwmss2 £disabled$'H0AH0A€H0A€H0A€€H0BH0B€ecap@48304100ti,am33xx-ecapñ¾H0A€=zecap2ecap2 £disabledehrpwm@48304200ti,am33xx-ehrpwmñ¾H0B€ehrpwm2 £disabledethernet@4a100000ti,am335x-cpswti,cpswcpgmac0å;< ìfckcptsü  #-@6 BIV€f¾JJ&()*+'w5£okaydefaultsleep(=O>mdio@4a101000ti,davinci_mdio davinci_mdio~B@¾J£okaydefaultsleep(?O@GAMAslave@4a100200‡“Ašmiislave@4a100300‡“Ašmiicpsw-phy-sel@44e10650ti,am3352-cpsw-phy-sel¾DáP .gmii-selocmcram@40300000 mmio-sram¾@0elm@48080000ti,am3352-elm¾H elm £disabledlcdc@4830e000ti,am33xx-tilcdc¾H0à&$lcdc£okayportendpoint@0YBG.M.tscadc@44e0d000ti,am3359-tscadc¾DàÐ&adc_tsc £disabledtscti,am3359-tscadc£ti,am3359-adcgpmc@50000000ti,am3352-gpmcgpmcµ¾P dÈÔ £disabledsham@53100000ti,omap4-shamsham¾Smª)$¯rx£okayaes@53500000 ti,omap4-aesaes¾SP gª))¯txrx£okaymcasp@48038000ti,am33xx-mcasp-audiomcasp0¾H€ F@.mpudatPQztxrx £disabledª)) ¯txrxmcasp@4803C000ti,am33xx-mcasp-audiomcasp1¾HÀ F@@.mpudatRSztxrx £disabledª) ) ¯txrxrng@48310000 ti,omap4-rngrng¾H1 oledsdefault(C gpio-ledsled@2æbeaglebone:green:heartbeat ·D ìheartbeatoffled@3æbeaglebone:green:mmc0 ·Dìmmc0offled@4æbeaglebone:green:usr2 ·Dìcpu0offled@5æbeaglebone:green:usr3 ·Dìmmc1offfixedregulator@0regulator-fixed êvmmcsd_fixed 2Z %2Z G2M2 #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d_can0d_can1usb0usb1phy0phy1ethernet0ethernet1device_typeregoperating-pointsvoltage-toleranceclocksclock-namesclock-latencycpu0-supplyinterruptsti,hwmodsrangesreg-namesti,pm-firmwarelinux,phandle#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shiftti,index-power-of-twopinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,rprocmboxesinterrupt-controller#interrupt-cells#dma-cellsgpio-controller#gpio-cellsstatusdmasdma-namesti,pmic-shutdown-controllerregulator-compatibleregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onpinctrl-1remote-endpointti,dual-voltti,needs-special-resetti,needs-special-hs-handlingbus-widthcd-gpiosvmmc-supply#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmsystem-power-controllerti,spi-num-csti,ctrl_modinterrupt-namesdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizeno_bd_ramrx_descsmac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftsysconbus_freqmac-addressphy_idphy-mode#io-channel-cellsti,no-idle-on-initgpmc,num-csgpmc,num-waitpinslabellinux,default-triggerdefault-state