8 (/ |,TRONFY MXQ S8052tronfy,mxqamlogic,meson8bchosenaliases=/soc/serial@c81004c0memoryEmemoryQ@@cpuscpu@200Ecpu2arm,cortex-a5UQcpu@201Ecpu2arm,cortex-a5UQcpu@202Ecpu2arm,cortex-a5UQcpu@203Ecpu2arm,cortex-a5UQsoc 2simple-busfl2-cache-controller@c42000002arm,pl310-cacheQ m{interrupt-controller@c43010002arm,cortex-a9-gicQ00timer@c11099402amlogic,meson6-timerQ@ serial@c81004c02amlogic,meson-uartQ Z okaydefaultserial@c11084c02amlogic,meson-uartQ   disabledserial@c11084dc2amlogic,meson-uartQ K  disabledserial@c11087002amlogic,meson-uartQ ]  disabledclock-controller@c11040002amlogic,meson8b-clkcQ@`pinctrl@c11098802amlogic,meson8b-pinctrlQfbanks@c11080b0 Q( 08muxpullpull-enablegpioao-bank@c1108030Q,$muxpullgpiouart_ao_amuxuart_tx_ao_auart_rx_ao_a&uart_ao #address-cells#size-cellsinterrupt-parentmodelcompatibleserial0device_typeregnext-level-cacherangescache-unifiedcache-levellinux,phandleinterrupt-controller#interrupt-cellsinterruptsclocksstatuspinctrl-0pinctrl-names#clock-cellsreg-namesgpio-controller#gpio-cellsgroupsfunction