~8v(JvP*chipspark,popmetal-rk3288rockchip,rk3288&7PopMetal-RK3288chosenaliases=/i2c@ff650000B/i2c@ff140000G/i2c@ff660000L/i2c@ff150000Q/i2c@ff160000V/i2c@ff170000[/dwmmc@ff0f0000a/dwmmc@ff0c0000g/dwmmc@ff0d0000m/dwmmc@ff0e0000s/serial@ff180000{/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000memorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12`@p@ @OOa sB@ ~ ' 9  K 0  @(/;Acpu@501cpuarm,cortex-a12;Acpu@502cpuarm,cortex-a12;Acpu@503cpuarm,cortex-a12;Aamba arm,amba-busIdma-controller@ff250000arm,pl330arm,primecell%@P( [apb_pclk;Adma-controller@ff600000arm,pl330arm,primecell`@P( [apb_pclk gdisableddma-controller@ffb20000arm,pl330arm,primecell@P( [apb_pclk;IAIreserved-memoryIdma-unusable@fe000000oscillator fixed-clocknn6~xin24m; A timerarm,armv7-timer0   nn6timer@ff810000rockchip,rk3288-timer  H ( a [timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр (Drv[biuciuciu-driveciu-sample  @gokay%0:defaultH R^dwmmc@ff0d0000rockchip,rk3288-dw-mshcр (Esw[biuciuciu-driveciu-sample ! @ gdisableddwmmc@ff0e0000rockchip,rk3288-dw-mshcр (Ftx[biuciuciu-driveciu-sample "@ gdisableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр (Guy[biuciuciu-driveciu-sample #@gokayk%u0:defaultHR^saradc@ff100000rockchip,saradc $(I[[saradcapb_pclk gdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi(AR[spiclkapb_pclk  txrx ,:defaultH gdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi(BS[spiclkapb_pclk txrx -:defaultH  gdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi(CT[spiclkapb_pclktxrx .:defaultH!"#$ gdisabledi2c@ff140000rockchip,rk3288-i2c >[i2c(M:defaultH%gokaynak8963@0dasahi-kasei,ak8975 &&:defaultH'l3g4200d@68st,l3g4200d-gyrokmma8452@1d fsl,mma8452&&:defaultH(i2c@ff150000rockchip,rk3288-i2c ?[i2c(O:defaultH)gokayi2c@ff160000rockchip,rk3288-i2c @[i2c(P:defaultH*gokayi2c@ff170000rockchip,rk3288-i2c A[i2c(Q:defaultH+gokay;QAQserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7(MU[baudclkapb_pclk:defaultH,gokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8(NV[baudclkapb_pclk:defaultH-gokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9(OW[baudclkapb_pclk:defaultH.gokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :(PX[baudclkapb_pclk:defaultH/gokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;(QY[baudclkapb_pclk:defaultH0gokaythermal-zonesreserve_thermal1cpu_thermal1tripscpu_alert0p passive;2A2cpu_crit_  criticalcooling-mapsmap02 gpu_thermal1tripsgpu_alert0p passive;3A3gpu_crit_  criticalcooling-mapsmap03 tsadc@ff280000rockchip,rk3288-tsadc( %(HZ[tsadcapb_pclk *tsadc-apb:initdefaultsleepH465@4J`sgokayw;1A1ethernet@ff290000rockchip,rk3288-gmac) macirq68(fgc]M[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB *stmmacethgok7rgmiiinput 8  'B@"29:defaultH:I0Rusb@ff500000 generic-ehciP ([usbhost[;`usb gdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T ([otgjhost[< `usb2-phy gdisabledusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X ([otgjotgr@@ [= `usb2-phy gdisabledusb@ff5c0000 generic-ehci\ ([usbhost gdisabledi2c@ff650000rockchip,rk3288-i2ce <[i2c(L:defaultH>gokaynpmic@1brockchip,rk808&?:defaultH@A~xin32krk808-clkout2BBBB BB#C/;HBUbregulatorsDCDC_REG1o qpvdd_arm;Aregulator-state-memDCDC_REG2o Pvdd_gpuregulator-state-memB@DCDC_REG3ovcc_ddrregulator-state-memDCDC_REG4o2Z2Zvcc_io;Aregulator-state-mem2ZLDO_REG1o2Z2Zvcc_lan;7A7regulator-state-mem2ZLDO_REG2o2Z2Z vccio_sd;Aregulator-state-memLDO_REG3oB@B@vdd_10regulator-state-memB@LDO_REG4ow@w@ vcc18_lcdregulator-state-memw@LDO_REG5ow@2Zldo5LDO_REG6oB@B@ vdd10_lcdregulator-state-memB@LDO_REG7ow@w@vcc_18;CACregulator-state-memw@LDO_REG8o2Z2Zvcca_33;XAXregulator-state-mem2ZSWITCH_REG1o vccio_wl;ZAZregulator-state-memSWITCH_REG2ovcc_lcdregulator-state-memi2c@ff660000rockchip,rk3288-i2cf =[i2c(N:defaultHDgokaypwm@ff680000rockchip,rk3288-pwmh!:defaultHE(^[pwm gdisabledpwm@ff680010rockchip,rk3288-pwmh!:defaultHF(^[pwm gdisabledpwm@ff680020rockchip,rk3288-pwmh !:defaultHG(^[pwm gdisabledpwm@ff680030rockchip,rk3288-pwmh0!:defaultHH(^[pwm gdisabledbus_intmem@ff700000 mmio-sramp Ipsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfds;Apower-controller!rockchip,rk3288-power-controller,;LALpd_vio (chgfdehilkjpd_hevc (oppd_video (pd_gpu (syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv6@H"jk$M#gׄeрxhрxh;Asyscon@ff770000rockchip,rk3288-grfsysconw;6A6watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt(p O gdisabledsound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifb [hclkmclk(TItx U:defaultHJ6 gdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s UIItxrx[i2s_hclki2s_clk(R:defaultHK gdisabledvop@ff930000rockchip,rk3288-vop ([aclk_vopdclk_vophclk_vopsL def *axiahbdclkMgokayport; A endpoint@0N;RARiommu@ff930300rockchip,iommu  vopb_mmusL gokay;MAMvop@ff940000rockchip,rk3288-vop ([aclk_vopdclk_vophclk_vopsL  *axiahbdclkOgokayport; A endpoint@0P;SASiommu@ff940300rockchip,iommu  vopl_mmusL gokay;OAOhdmi@ff980000rockchip,rk3288-dw-hdmi6 g(hm [iahbisfrsL gokayQportsportendpoint@0R;NANendpoint@1S;PAPinterrupt-controller@ffc01000 arm,gic-400  @ `   ;Aphyrockchip,rk3288-usb-phy6gokayusb-phy0 (][phyclk;=A=usb-phy14(^[phyclk;;A;usb-phy2H(_[phyclk;<A<pinctrlrockchip,rk3288-pinctrl6Igpio0@ff750000rockchip,gpio-banku Q(@;?A?gpio1@ff780000rockchip,gpio-bankx R(Agpio2@ff790000rockchip,gpio-banky S(Bgpio3@ff7a0000rockchip,gpio-bankz T(Cgpio4@ff7b0000rockchip,gpio-bank{ U(D;8A8gpio5@ff7c0000rockchip,gpio-bank| V(Egpio6@ff7d0000rockchip,gpio-bank} W(Fgpio7@ff7e0000rockchip,gpio-bank~ X(G;\A\gpio8@ff7f0000rockchip,gpio-bank Y(H;&A&hdmihdmi-ddc TTpcfg-pull-up ;UAUpcfg-pull-downpcfg-pull-none(;TATpcfg-pull-none-12ma(5 ;VAVsleepglobal-pwroffT;AAAddrio-pwroffTddr0-retentionUddr1-retentionUi2c0i2c0-xfer TT;>A>i2c1i2c1-xfer TT;%A%i2c2i2c2-xfer  T T;DADi2c3i2c3-xfer TT;)A)i2c4i2c4-xfer TT;*A*i2c5i2c5-xfer TT;+A+i2s0i2s0-bus`TTTTTT;KAKsdmmcsdmmc-clkT; A sdmmc-cmdU; A sdmcc-cdU;Asdmmc-bus1Usdmmc-bus4@UUUU;Asdmmc-pwr T;]A]sdio0sdio0-bus1Usdio0-bus4@UUUUsdio0-cmdUsdio0-clkTsdio0-cdUsdio0-wpUsdio0-pwrUsdio0-bkpwrUsdio0-intUsdio1sdio1-bus1Usdio1-bus4@UUUUsdio1-cdUsdio1-wpUsdio1-bkpwrUsdio1-intUsdio1-cmdUsdio1-clkTsdio1-pwr Uemmcemmc-clkT;Aemmc-cmdU;Aemmc-pwr U;Aemmc-bus1Uemmc-bus4@UUUUemmc-bus8UUUUUUUU;Aspi0spi0-clk U;Aspi0-cs0 U;Aspi0-txU;Aspi0-rxU;Aspi0-cs1Uspi1spi1-clk U;Aspi1-cs0 U; A spi1-rxU;Aspi1-txU;Aspi2spi2-cs1Uspi2-clkU;!A!spi2-cs0U;$A$spi2-rxU;#A#spi2-tx U;"A"uart0uart0-xfer UT;,A,uart0-ctsUuart0-rtsTuart1uart1-xfer U T;-A-uart1-cts Uuart1-rts Tuart2uart2-xfer UT;.A.uart3uart3-xfer UT;/A/uart3-cts Uuart3-rts Tuart4uart4-xfer  U T;0A0uart4-ctsUuart4-rtsTtsadcotp-gpio T;4A4otp-out T;5A5pwm0pwm0-pinT;EAEpwm1pwm1-pinT;FAFpwm2pwm2-pinT;GAGpwm3pwm3-pinT;HAHgmacrgmii-pinsTTTTVVVVTTT VVTT;:A:rmii-pinsTTTTTTTTTTspdifspdif-tx T;JAJak8963comp-intU;'A'buttonspwrbtnU;WAWdvpdvp-pwrT;_A_irir-intU;[A[mma8452gsensor-intU;(A(pmicpmic-intU;@A@external-gmac-clock fixed-clocknsY@ ~ext_gmac;9A9gpio-keys gpio-keysD:defaultHWbutton@0 O?Ut`GPIO Key Powerfwdio-domains"rockchip,rk3288-io-voltage-domain6XY7Zir-receivergpio-ir-receiver O?:defaultH[flash-regulatorregulator-fixed vcc_flashw@w@;Asdmmc-regulatorregulator-fixed \ :defaultH]vcc_sd2Z2Z&;Avsys-regulatorregulator-fixedvcc_sysLK@LK@o;BABvcc18-dvp-regulatorregulator-fixed vcc18-dvpw@w@^;YAYvcc28-dvp-regulatorregulator-fixed7 ?:defaultH_ vcc28_dvp**o;^A^ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplybroken-cdnon-removable#io-channel-cellsdmasdma-namesst,drdy-int-pinreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmarockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cells#reset-cellsassigned-clock-rates#sound-dai-cellspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cells#phy-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthautorepeatgpioslinux,codelabellinux,input-typegpio-key,wakeupdebounce-intervalaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supplyvin-supplystartup-delay-usenable-active-high