c8^(^STiH415 B2000 Board!st,stih415-b2000st,stih415cpuscpu@0,cpu!arm,cortex-a98cpu@1,cpu!arm,cortex-a98interrupt-controller@fffe1000!arm,cortex-a9-gic<M8bhscu@fffe0000!arm,cortex-a9-scu8timer@fffe0200p!arm,cortex-a9-global-timer8  clocksclk-sysin !fixed-clockÀbhclockgen-a@fee620008 Hclk-s-a0-pll!st,clkgena-plls-c650clk-s-a0-pll0-hsclk-s-a0-pll0-lsclk-s-a0-pll1bhclk-s-a0-osc-prediv(!st,clkgena-prediv-c65st,clkgena-predivclk-s-a0-osc-predivbhclk-s-a0-hs+!st,clkgena-divmux-c65-hsst,clkgena-divmuxclk-s-fdma-0clk-s-fdma-1clk-s-a0-ls+!st,clkgena-divmux-c65-lsst,clkgena-divmux_clk-s-icn-reg-0clk-s-icn-if-0clk-s-icn-reg-lp-0clk-s-emissclk-s-eth1-phyclk-s-mii-ref-outb'h'clockgen-a@fee810008 Hclk-s-a1-pll!st,clkgena-plls-c650clk-s-a1-pll0-hsclk-s-a1-pll0-lsclk-s-a1-pll1bhclk-s-a1-osc-prediv(!st,clkgena-prediv-c65st,clkgena-predivclk-s-a1-osc-predivbhclk-s-a1-hs+!st,clkgena-divmux-c65-hsst,clkgena-divmux#clk-s-stac-phyclk-s-vtac-tx-phyclk-s-a1-ls+!st,clkgena-divmux-c65-lsst,clkgena-divmuxbclk-s-icn-if-2clk-s-card-mmcclk-s-icn-if-1clk-s-gmac0-phyclk-s-nand-ctrlclk-s-mii0-ref-outb/h/clockgen-a@fde120008 Pclk-m-a0-pll0%!st,plls-c32-a1x-0st,clkgen-plls-c32Lclk-m-a0-pll0-phi0clk-m-a0-pll0-phi1clk-m-a0-pll0-phi2clk-m-a0-pll0-phi3b h clk-m-a0-pll1%!st,plls-c32-a1x-1st,clkgen-plls-c32Lclk-m-a0-pll1-phi0clk-m-a0-pll1-phi1clk-m-a0-pll1-phi2clk-m-a0-pll1-phi3b h clk-m-a0-osc-prediv(!st,clkgena-prediv-c32st,clkgena-predivclk-m-a0-osc-predivbhclk-m-a0-div0-!st,clkgena-divmux-c32-odf0st,clkgena-divmux >clk-m-apb-pmclk-m-pp-dmu-0clk-m-pp-dmu-1clk-m-icm-dispclk-m-a0-div1-!st,clkgena-divmux-c32-odf1st,clkgena-divmux  cclk-m-a9-ext2fclk-m-st40rtclk-m-st231-dmu-0clk-m-st231-dmu-1clk-m-st231-audclk-m-st231-gp-0bhclk-m-a0-div2-!st,clkgena-divmux-c32-odf2st,clkgena-divmux  Qclk-m-st231-gp-1clk-m-icn-cpuclk-m-icn-stacclk-m-icn-dmu-0clk-m-icn-dmu-1clk-m-a0-div3-!st,clkgena-divmux-c32-odf3st,clkgena-divmux  $clk-m-icn-eramclk-m-a9-traceclockgen-a@fd6db0008m Pclk-m-a1-pll0%!st,plls-c32-a1x-0st,clkgen-plls-c32Lclk-m-a1-pll0-phi0clk-m-a1-pll0-phi1clk-m-a1-pll0-phi2clk-m-a1-pll0-phi3b h clk-m-a1-pll1%!st,plls-c32-a1x-1st,clkgen-plls-c32Lclk-m-a1-pll1-phi0clk-m-a1-pll1-phi1clk-m-a1-pll1-phi2clk-m-a1-pll1-phi3b h clk-m-a1-osc-prediv(!st,clkgena-prediv-c32st,clkgena-predivclk-m-a1-osc-predivb h clk-m-a1-div0-!st,clkgena-divmux-c32-odf0st,clkgena-divmux mclk-m-fdma-12clk-m-fdma-10clk-m-fdma-11clk-m-hva-lmiclk-m-proc-scclk-m-tpclk-m-icn-gpuclk-m-icn-vdp-0clk-m-a1-div1-!st,clkgena-divmux-c32-odf1st,clkgena-divmux  dclk-m-icn-vdp-1clk-m-icn-vdp-2clk-m-icn-vdp-3clk-m-prv-t1-busclk-m-icn-vdp-4clk-m-icn-reg-10clk-m-a1-div2-!st,clkgena-divmux-c32-odf2st,clkgena-divmux  clk-m-fvdp-proc-altclk-m-a1-div3-!st,clkgena-divmux-c32-odf3st,clkgena-divmux  clk-m-a9-ext2f-div2!fixed-factor-clockbhclockgen-a@fd34500084P Pclk-m-a2-pll0%!st,plls-c32-a1x-0st,clkgen-plls-c32Lclk-m-a2-pll0-phi0clk-m-a2-pll0-phi1clk-m-a2-pll0-phi2clk-m-a2-pll0-phi3bhclk-m-a2-pll1%!st,plls-c32-a1x-1st,clkgen-plls-c32Lclk-m-a2-pll1-phi0clk-m-a2-pll1-phi1clk-m-a2-pll1-phi2clk-m-a2-pll1-phi3bhclk-m-a2-osc-prediv(!st,clkgena-prediv-c32st,clkgena-predivclk-m-a2-osc-predivbhclk-m-a2-div0-!st,clkgena-divmux-c32-odf0st,clkgena-divmuxIclk-m-vtac-main-phyclk-m-vtac-aux-phyclk-m-stac-phyclk-m-stac-sysclk-m-a2-div1-!st,clkgena-divmux-c32-odf1st,clkgena-divmuxcclk-m-compo-mainclk-m-compo-auxclk-m-bdisp-0clk-m-bdisp-1clk-m-icn-bdisp-0clk-m-icn-bdisp-1clk-m-a2-div2-!st,clkgena-divmux-c32-odf2st,clkgena-divmuxJclk-m-icn-compoclk-m-icn-tsclk-m-icn-reg-lp-10clk-m-dcephy-impctrlclk-m-a2-div3-!st,clkgena-divmux-c32-odf3st,clkgena-divmuxclockgen-a9@fdde00d88pclockgen-a9-pll*!st,stih415-plls-c32-a9st,clkgen-plls-c32clockgen-a9-pll-odfbhclk-m-a9@fdde00d8'!st,stih415-clkgen-a9-muxst,clkgen-mux8bhclk-m-a9-periphs!fixed-factor-clockbhaliases&/soc/pin-controller-sbc/gpio@fe610000&/soc/pin-controller-sbc/gpio@fe611000&/soc/pin-controller-sbc/gpio@fe612000&/soc/pin-controller-sbc/gpio@fe613000&/soc/pin-controller-sbc/gpio@fe614000(/soc/pin-controller-front/gpio@fee00000(/soc/pin-controller-front/gpio@fee01000( /soc/pin-controller-front/gpio@fee02000(/soc/pin-controller-front/gpio@fee03000(/soc/pin-controller-front/gpio@fee04000(/soc/pin-controller-front/gpio@fee05000("/soc/pin-controller-front/gpio@fee06000()/soc/pin-controller-front/gpio@fee07000'0/soc/pin-controller-rear/gpio@fe820000'7/soc/pin-controller-rear/gpio@fe821000'>/soc/pin-controller-rear/gpio@fe822000'E/soc/pin-controller-rear/gpio@fe823000'L/soc/pin-controller-rear/gpio@fe824000'S/soc/pin-controller-rear/gpio@fe825000'Z/soc/pin-controller-left/gpio@fd6b0000'a/soc/pin-controller-left/gpio@fd6b1000'h/soc/pin-controller-left/gpio@fd6b2000(o/soc/pin-controller-right/gpio@fd330000(v/soc/pin-controller-right/gpio@fd331000(}/soc/pin-controller-right/gpio@fd332000(/soc/pin-controller-right/gpio@fd333000(/soc/pin-controller-right/gpio@fd334000/soc/serial@fed32000/soc/dwmac@fe810000/soc/dwmac@fef08000socp !simple-buspin-controller-sbc!st,stih415-sbc-pinctrl8airqmux irqmux aPgpio@fe610000M<8PIO0bhgpio@fe611000M<8PIO1bhgpio@fe612000M<8 PIO2bhgpio@fe613000M<80PIO3bhgpio@fe614000M<8@PIO4bhsbc_serial1sbc_serial1b(h(st,pinskeyscankeyscanb3h3st,pins$,4sbc_i2c0sbc_i2c0-defaultb+h+st,pins< @ sbc_i2c1sbc_i2c1-defaultb,h,st,pins< @ rcir0b2h2st,pinsDgmac1mii1b1h1st,pinsGLQV[`ekotx|rgmii1-0st,pinsGLQV`eotpin-controller-front!st,stih415-front-pinctrl8irqmux irqmux gpio@fee00000M<8PIO5gpio@fee01000M<8PIO6gpio@fee02000M<8 PIO7gpio@fee03000M<80PIO8gpio@fee04000M<8@PIO9bhgpio@fee05000M<8PPIO10gpio@fee06000M<8`PIO11gpio@fee07000M<8pPIO12bhi2c0i2c0-defaultb)h)st,pins< @ i2c1i2c1-defaultb*h*st,pins< @ pin-controller-rear!st,stih415-rear-pinctrl8irqmux irqmux gpio@fe820000M<8PIO13b h gpio@fe821000M<8PIO14b!h!gpio@fe822000M<8 PIO15b"h"gpio@fe823000M<80PIO16b#h#gpio@fe824000M<8@PIO17bhgpio@fe825000M<8PPIO18serial2serial2-0b&h&st,pinsgmac0mii0b.h.st,pins| ` G!L!Q!V!e"["x"k"o" t"####"" gmii0st,pins| o" t"`  G! L! Q! V! ! ! ! ! e"[" x"k"""######## mmc0mmc0b5h5st,pins !!!!""# ###"pin-controller-left!st,stih415-left-pinctrl$8kirqmux qirqmux k0gpio@fd6b0000M<8PIO100gpio@fd6b1000M<8PIO101gpio@fd6b2000M<8 PIO102pin-controller-right!st,stih415-right-pinctrl%83irqmux rirqmux 3Pgpio@fd330000M<8PIO103gpio@fd331000M<8PIO104gpio@fd332000M<8 PIO105b6h6gpio@fd333000M<80PIO106b0h0gpio@fd334000M<8@PIO107powerdown-controller&!st,stih415-powerdownb4h4softreset-controller&!st,stih415-softresetb-h-sbc-syscfg@fe600000!st,stih415-sbc-syscfgsyscon8`bhfront-syscfg@fee10000!st,stih415-front-syscfgsyscon8bhrear-syscfg@fe830000!st,stih415-rear-syscfgsyscon8bhleft-syscfg@fd690000!st,stih415-left-syscfgsyscon8ixb$h$right-syscfg@fd320000!st,stih415-right-syscfgsyscon82b%h%system-syscfg@fdde0000 !st,stih415-system-syscfgsyscon8\lpm-syscfg@fe4b5100!st,stih415-lpm-syscfgsyscon8KQserial@fed32000!st,asc3okay8 , :defaultH&'serial@fe531000!st,asc 3disabled8S, :defaultH(i2c@fed40000!st,comms-ssc4-i2c8 'Rssc:defaultH) 3disabledi2c@fed41000!st,comms-ssc4-i2c8 'Rssc:defaultH*3okay^yi2c@fe540000!st,comms-ssc4-i2c8T Rssc:defaultH+ 3disabledi2c@fe541000!st,comms-ssc4-i2c8T Rssc:defaultH, 3disableddwmac@fe810000,network-!st,stih415-dwmacsnps,dwmacsnps,dwmac-3.6103okay8 stmmaceth$macirqeth_wake_irqeth_lpi- stmmaceth H:defaultH.Rstmmacethsti-ethclk//mii0 ''dwmac@fef08000,network-!st,stih415-dwmacsnps,dwmacsnps,dwmac-3.610 3disabled8 stmmaceth$macirqeth_wake_irqeth_lpi t- stmmaceth:defaultH1Rstmmacethsti-ethclk''mii&txclk ''rc@fe518000 !st,comms-irb8Q4  7infrared:defaultH2-keyscan@fe4b0000!st,sti-keyscan 3disabled8K  :defaultH34-?Ob@qC?;D@<WA=XB>sdhci@fe81e000 !st,sdhci 3disabled8 mmcirq:defaultH5Rmmc/leds !gpio-ledsfp_led~Front Panel LED6 heartbeatcache-controller!arm,pl310-cache8   memory,memory8`@chosen(console=ttyAS0,115200 clk_ignore_unused/soc/serial@fed32000 #address-cells#size-cellsmodelcompatibledevice_typereg#interrupt-cellsinterrupt-controllerlinux,phandleinterrupt-parentinterruptsclocksranges#clock-cellsclock-frequencyclock-output-namesclock-divclock-multgpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8gpio9gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17gpio18gpio19gpio20gpio21gpio22gpio23gpio24gpio25gpio26ttyAS0ethernet0ethernet1st,syscfgreg-namesinterrupt-namesgpio-controller#gpio-cellsst,bank-nametxrxkeyin0keyin1keyin2keyin3keyout0keyout1keyout2keyout3sdasclirtxd0txd1txd2txd3txertxentxclkcolmdiomdccrsmdintrxd0rxd1rxd2rxd3rxdvrx_errxclkphyclkclk125txd4txd5txd6txd7rxd4rxd5rxd6rxd7mmcclkdata0data1data2data3cmdwpdata4data5data6data7pwrcdled#reset-cellsstatuspinctrl-namespinctrl-0clock-namesi2c-min-scl-pulse-width-usi2c-min-sda-pulse-width-usresetsreset-namessnps,pblsnps,mixed-burstsnps,force_sf_dma_modest,sysconphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usst,tx-retime-srcrx-modekeypad,num-rowskeypad,num-columnsst,debounce-uslinux,keymaplabelgpioslinux,default-triggerarm,data-latencyarm,tag-latencycache-unifiedcache-levelbootargslinux,stdout-path