Ð þíÑ8(¹à*socionext,ph1-pro4-refsocionext,ph1-pro4"&UniPhier PH1-Pro4 Reference Boardchosen,serial0:115200n8aliases8/soc/serial@54006800@/soc/serial@54006900H/soc/serial@54006a00P/soc/serial@54006b00X/soc/i2c@58780000]/soc/i2c@58781000b/soc/i2c@58782000g/soc/i2c@58783000l/soc/i2c@58785000q/soc/i2c@58786000memoryvmemory‚€@cpus†socionext,uniphier-smpcpu@0vcpuarm,cortex-a9‚”cpu@1vcpuarm,cortex-a9‚”clocksarm_timer_clk¥ fixed-clock²úð€ÂÈuart_clk¥ fixed-clock²eÂÈi2c_clk¥ fixed-clock²úð€ È soc simple-busÐ×extbus simple-busÐBsupport_card simple-busÐðethernet@00000000smsc,lan9118smsc,lan9115‚èmiiñ þ2uart@000b0000 ns16550a‚ ²»€ l2-cache@500c0000 socionext,uniphier-system-cache‚P P<Plþ®¯! ,7€GÂÈserial@54006800socionext,uniphier-uartSokay‚Th@Zdefaulth þ!ry@serial@54006900socionext,uniphier-uartSokay‚Ti@Zdefaulth þ#ry@serial@54006a00socionext,uniphier-uartSokay‚Tj@Zdefaulth þ%ry@serial@54006b00socionext,uniphier-uart Sdisabled‚Tk@Zdefaulth þry@i2c@58780000socionext,uniphier-fi2cSokay‚Xx€Zdefaulth þ)r ²† eeprommicrochip,24lc128‚Pi2c@58781000socionext,uniphier-fi2c Sdisabled‚Xx€Zdefaulth  þ*r ²† i2c@58782000socionext,uniphier-fi2c Sdisabled‚Xx €Zdefaulth  þ+r ²† i2c@58783000socionext,uniphier-fi2c Sdisabled‚Xx0€Zdefaulth  þ,r ²† i2c@58785000socionext,uniphier-fi2c‚XxP€ þr ²€i2c@58786000socionext,uniphier-fi2c‚Xx`€ þr ²€system-bus-controller@58c00000)socionext,uniphier-system-bus-controller‚XÀY€ usb@5a800100%socionext,uniphier-ehcigeneric-ehciSokay‚Z€Zdefaulth  þPusb@5a810100%socionext,uniphier-ehcigeneric-ehciSokay‚ZZdefaulth þQpinctrl@5f801000"socionext,ph1-pro4-pinctrlsyscon‚_€i2c0_grpƒi2c0Ši2c0ÂÈi2c1_grpƒi2c1Ši2c1 È i2c2_grpƒi2c2Ši2c2 È i2c3_grpƒi2c3Ši2c3 È uart0_grpƒuart0Šuart0ÂÈuart1_grpƒuart1Šuart1ÂÈuart2_grpƒuart2Šuart2ÂÈuart3_grpƒuart3Šuart3ÂÈusb0_grpƒusb0Šusb0usb1_grpƒusb1Šusb1usb2_grpƒusb2Šusb2 È usb3_grpƒusb3Šusb3ÂÈtimer@60000200arm,cortex-a9-global-timer‚`  þ rtimer@60000600arm,cortex-a9-twd-timer‚`  þ rinterrupt-controller@60001000arm,cortex-a9-gic“¤‚``ÂÈ #address-cells#size-cellscompatiblemodelstdout-pathserial0serial1serial2serial3i2c0i2c1i2c2i2c3i2c5i2c6device_typeregenable-methodnext-level-cache#clock-cellsclock-frequencylinux,phandlerangesinterrupt-parentphy-modereg-io-widthinterruptsreg-shiftcache-unifiedcache-sizecache-setscache-line-sizecache-levelstatuspinctrl-namespinctrl-0clocksfifo-sizegroupsfunction#interrupt-cellsinterrupt-controller