Ð þíñ8d(,BCM21664 Garnet board#!brcm,bcm21664-garnetbrcm,bcm21664,chosen=console=ttyS0,115200n8cpuscpu@0Fcpu!arm,cortex-a9Rcpu@1Fcpu!arm,cortex-a9Vbrcm,bcm11351-cpu-methodd5AxRinterrupt-controller@3ff00100!arm,cortex-a9-gicwˆR?ð?ðsmc@3404e000 !brcm,bcm21664-smcbrcm,kona-smcR4àuart@3e000000+!brcm,bcm21664-dw-apb-uartsnps,dw-apb-uart¥okayR>¬ ³C¾Èuart@3e001000+!brcm,bcm21664-dw-apb-uartsnps,dw-apb-uart ¥disabledR>¬ ³B¾Èuart@3e002000+!brcm,bcm21664-dw-apb-uartsnps,dw-apb-uart ¥disabledR> ¬ ³A¾Ècache-controller@3ff20000!arm,pl310-cacheR?òÕãbrcm,resetmgr@35001f00!brcm,bcm21664-resetmgrR5$timer@35006000!brcm,kona-timerR5` ³¬gpio@35003000"!brcm,bcm21664-gpiobrcm,kona-gpioR50$0³jsrqïwûˆsdio@3f180000!brcm,kona-sdhciR?€ ³M¬¥okay Ülsdio@3f190000!brcm,kona-sdhciR?€ ³L¬¥okay Ülsdio@3f1a0000!brcm,kona-sdhciR?€ ³J¬ ¥disabledsdio@3f1b0000!brcm,kona-sdhciR?€ ³I¬¥okay Ül '[i2c@3e016000 !brcm,bcm21664-i2cbrcm,kona-i2cR>`p ³g¬ ¥disabledi2c@3e017000 !brcm,bcm21664-i2cbrcm,kona-i2cR>pp ³f¬ ¥disabledi2c@3e018000 !brcm,bcm21664-i2cbrcm,kona-i2cR>€p ³©¬ ¥disabledi2c@3e01c000 !brcm,bcm21664-i2cbrcm,kona-i2cR>Àp ³ª¬ ¥disabledclocks0ref_32k7 !fixed-clockD€bbl_32k7 !fixed-clockD€ref_13m7 !fixed-clockDÆ]@var_13m7 !fixed-clockDÆ]@dft_19_5m7 !fixed-clockD)‹àref_crystal7 !fixed-clockDŒº€ref_52m7 !fixed-clockDuvar_52m7 !fixed-clockDuusb_otg_ahb7 !fixed-clockDuref_96m7 !fixed-clockD¸Øvar_96m7 !fixed-clockD¸Øref_104m7 !fixed-clockD2êvar_104m7 !fixed-clockD2êref_156m7 !fixed-clockD L_var_156m7 !fixed-clockD L_root_ccu@35001000!brcm,bcm21664-root-ccuR57Tfrac_1maon_ccu@35002000!brcm,bcm21664-aon-ccuR5 7 Thub_timermaster_ccu@3f001000!brcm,bcm21664-master-ccuR?7HTsdio1sdio2sdio3sdio4sdio1_sleepsdio2_sleepsdio3_sleepsdio4_sleepslave_ccu@3e011000!brcm,bcm21664-slave-ccuR>7(Tuartbuartb2uartb3bsc1bsc2bsc3bsc4usb@3f120000 !snps,dwc2R? ³/¬gotgs xusb2-phy¥okayusb-phy@3f130000!brcm,kona-usb2-phyR?(‚¥okaymemory@80000000FmemoryR€@ #address-cells#size-cellsmodelcompatibleinterrupt-parentbootargsdevice_typeregenable-methodsecondary-boot-reg#interrupt-cellsinterrupt-controllerphandlestatusclocksinterruptsreg-shiftreg-io-widthcache-unifiedcache-level#gpio-cellsgpio-controllermax-frequencynon-removablecd-gpiosranges#clock-cellsclock-frequencyclock-output-namesclock-namesphysphy-names#phy-cells