Ð þí* 8(X(È( $Hisilicon HIX5HD2 Development Board!hisilicon,hix5hd2aliases,/soc/amba-bus/serial@b00000interrupt-controller@f8a01000!arm,cortex-a9-gic4EZø ø ^soc !simple-busf wøamba-bus !simple-buswtimer@2000!arm,sp804arm,primecellZ  ~‰okaytimer@a29000!arm,sp804arm,primecellZ¢ ~‰ disabledtimer@a2a000!arm,sp804arm,primecellZ¢  ~‰ disabledtimer@a2b000!arm,sp804arm,primecellZ¢° ~‰ disabledtimer@a81000!arm,sp804arm,primecellZ¨ ~‰ disabledserial@b00000!arm,pl011arm,primecellZ° ~1‰—uartclkapb_pclkokayserial@6000!arm,pl011arm,primecellZ` ~2‰—uartclkapb_pclk disabledserial@b02000!arm,pl011arm,primecellZ°  ~3‰—uartclkapb_pclk disabledserial@b03000!arm,pl011arm,primecellZ°0 ~4‰—uartclkapb_pclk disabledserial@b04000!arm,pl011arm,primecellZ°@ ~5‰—uartclkapb_pclk disabledgpio@b20000!arm,pl061arm,primecellZ² ~l£³‰  —apb_pclkE4 disabledgpio@b21000!arm,pl061arm,primecellZ² ~m£³‰  —apb_pclkE4 disabledgpio@b22000!arm,pl061arm,primecellZ²  ~n£³‰  —apb_pclkE4 disabledgpio@b23000!arm,pl061arm,primecellZ²0 ~o£³‰  —apb_pclkE4 disabledgpio@b24000!arm,pl061arm,primecellZ²@ ~p£³‰  —apb_pclkE4 disabledgpio@4000!arm,pl061arm,primecellZ@ ~q£³‰  —apb_pclkE4 disabledgpio@b26000!arm,pl061arm,primecellZ²` ~r£³‰  —apb_pclkE4 disabledgpio@b27000!arm,pl061arm,primecellZ²p ~s£³‰  —apb_pclkE4 disabledgpio@b28000!arm,pl061arm,primecellZ²€ ~t£³‰  —apb_pclkE4 disabledgpio@b29000!arm,pl061arm,primecellZ² ~u£³‰  —apb_pclkE4 disabledgpio@b2a000!arm,pl061arm,primecellZ²  ~v£³‰  —apb_pclkE4 disabledgpio@b2b000!arm,pl061arm,primecellZ²° ~w£³‰  —apb_pclkE4 disabledgpio@b2c000!arm,pl061arm,primecellZ²À ~x£³‰  —apb_pclkE4 disabledgpio@b2d000!arm,pl061arm,primecellZ²Ð ~y£³‰  —apb_pclkE4 disabledgpio@b2e000!arm,pl061arm,primecellZ²à ~z£³‰  —apb_pclkE4 disabledgpio@b2f000!arm,pl061arm,primecellZ²ð ~{£³‰  —apb_pclkE4 disabledgpio@b30000!arm,pl061arm,primecellZ³ ~|£³‰  —apb_pclkE4 disabledgpio@b31000!arm,pl061arm,primecellZ³ ~}£³‰  —apb_pclkE4 disabledwatchdog@a2c000!arm,sp805arm,primecell¿Z¢À ~‰ŒŒ—wdog_clkapb_pclklocal_timer@a00600!arm,cortex-a9-twd-timerZ   ~ cache-controller!arm,pl310-cacheZ¡ ~Öä^system-controller@0!hisilicon,sysctrlsysconZ^reboot!syscon-rebootð÷þÞ­¾ïcpuctrl@a22000!hisilicon,cpuctrlZ¢  w¢ clock@0!hisilicon,hix5hd2-clockZ ^mmc@1830000 !snps,dw-mshcZƒ ~#‰„ƒ—biuciummc@1820000 !snps,dw-mshcZ‚ ~"‰Š‰—biuciuethernet@1840000.!hisilicon,hix5hd2-gmachisilicon,hisi-gmac-v1Z„„0  ~G‰À —mac_coreokaymii$ethernet-phy@2Z^ethernet@1841000.!hisilicon,hix5hd2-gmachisilicon,hisi-gmac-v1Z„„0 ~H‰Á —mac_coreokayrgmii$ethernet-phy@1Z^usb@1890000 !generic-ehciZ‰ ~B‰Ãusb@1880000 !generic-ohciZˆ ~C‰Ãsyscon@a20000!hisilicon,peri-subctrlsysconZ¢^phy@1900000!hisilicon,hix5hd2-sata-phyZ0;W ^sata@1900000!hisilicon,hisi-ahciZ ~F‰Âk psata-phyir@1000!hisilicon,hix5hd2-irZ ~/‰zi2c@b10000!hisilicon,hix5hd2-i2cZ± ~&‰Ž disabledi2c@b11000!hisilicon,hix5hd2-i2cZ± ~'‰ disabledi2c@b12000!hisilicon,hix5hd2-i2cZ±  ~(‰’ disabledi2c@b13000!hisilicon,hix5hd2-i2cZ±0 ~)‰” disabledi2c@b16000!hisilicon,hix5hd2-i2cZ±` ~+‰– disabledi2c@b17000!hisilicon,hix5hd2-i2cZ±p ~,‰˜ disabledchosen‘serial0:115200n8cpushisilicon,hix5hd2-smpcpu@0!arm,cortex-a9«cpuZ·cpu@1!arm,cortex-a9«cpuZ·memory@0«memoryZ€ #address-cells#size-cellsmodelcompatibleserial0#interrupt-cellsinterrupt-controllerregphandleinterrupt-parentrangesinterruptsclocksstatusclock-namesgpio-controller#gpio-cellsarm,primecell-periphidcache-unifiedcache-levelregmapoffsetmask#clock-cellsphy-handlephy-modemac-address#phy-cellshisilicon,peripheral-sysconhisilicon,power-regphysphy-nameshisilicon,power-sysconstdout-pathenable-methoddevice_typenext-level-cache