:88(7!renesas,rskrza1renesas,r7s72100 &RSKRZA1aliases,/soc/i2c@fcfee0001/soc/i2c@fcfee4006/soc/i2c@fcfee800;/soc/i2c@fcfeec00@/soc/spi@e800c800E/soc/spi@e800d000J/soc/spi@e800d800O/soc/spi@e800e000T/soc/spi@e800e800Y/soc/serial@e8008000bafixed-factor-clocknucpus cpu@0cpuarm,cortex-a9ׄnextala fixed-clockfPp0afixed-factor-clocknu p1afixed-factor-clocknupmuarm,cortex-a9-pmurtc_x1a fixed-clockrtc_x3a fixed-clocksoc simple-bus cache-controller@3ffff000arm,pl310-cache? -;serial@e8007000#renesas,scif-r7s72100renesas,scifp@0nGfckS adisabledserial@e8007800#renesas,scif-r7s72100renesas,scifx@0nGfckS adisabledserial@e8008000#renesas,scif-r7s72100renesas,scif@0nGfckSaokayhdefaultvserial@e8008800#renesas,scif-r7s72100renesas,scif@0nGfckS adisabledserial@e8009000#renesas,scif-r7s72100renesas,scif@0nGfckS adisabledserial@e8009800#renesas,scif-r7s72100renesas,scif@0nGfckS adisabledserial@e800a000#renesas,scif-r7s72100renesas,scif@0nGfckS adisabledserial@e800a800#renesas,scif-r7s72100renesas,scif@0nGfckS adisabledspi@e800c800&renesas,rspi-r7s72100renesas,rspi-rz$$ errorrxtxnS  adisabledspi@e800d000&renesas,rspi-r7s72100renesas,rspi-rz$$ errorrxtxnS  adisabledspi@e800d800&renesas,rspi-r7s72100renesas,rspi-rz$$ errorrxtxnS  adisabledspi@e800e000&renesas,rspi-r7s72100renesas,rspi-rz$$ errorrxtxnS  adisabledspi@e800e800&renesas,rspi-r7s72100renesas,rspi-rz$$ errorrxtxnS  adisabledusb@e8010000*renesas,usbhs-r7s72100renesas,rza1-usbhs )nS adisabledusb@e8207000*renesas,usbhs-r7s72100renesas,rza1-usbhs p *nS adisabledmmc@e804c800(renesas,mmcif-r7s72100renesas,sh-mmcif$   nS adisabledmmc@e804e000renesas,sdhi-r7s72100$n  GcorecdS adisabledmmc@e804e800renesas,sdhi-r7s72100$n  GcorecdSaokayhdefaultv interrupt-controller@e8201000 arm,pl390   ethernet@e8203000renesas,ether-r7s72100 0 H GnSmii aokayhdefaultv  ! ethernet-phy@0 camera@e8210000!0renesas,r7s72100-ceu Ln S adisabledwatchdog@fcfe0000%renesas,r7s72100-wdtrenesas,rza-wdt jncpg_clocks@fcfe0000a2renesas,r7s72100-cpg-clocksrenesas,rz-cpg-clocksn,pllig?mstp3_clks@fcfe0420a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks nS,mtu2mstp4_clks@fcfe0424a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks$ n S0,scif0scif1scif2scif3scif4scif5scif6scif7mstp5_clks@fcfe0428a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks(nS ,ostm0ostm1mstp6_clks@fcfe042ca5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks,nS,ceurtc mstp7_clks@fcfe0430a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks0 n S,etherusb0usb1mstp8_clks@fcfe0434a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks4nS,mmcifmstp9_clks@fcfe0438a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks8nS$,i2c0i2c1i2c2i2c3spibsc0spibsc1mstp10_clks@fcfe043ca5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocks<nS,spi0spi1spi2spi3spi4mstp12_clks@fcfe0444a5renesas,r7s72100-mstp-clocksrenesas,cpg-mstp-clocksDnS,sdhi00sdhi01sdhi10sdhi11 pinctrl@fcfe3000renesas,r7s72100-ports0B0gpio-0aq}gpio-1aq}gpio-2aq} gpio-3aq}0gpio-4aq}@gpio-5aq}P gpio-6aq}`gpio-7aq}pgpio-8aq}gpio-9aq}gpio-10aq}gpio-11aq}i2c3keyboard serial202etherHY3456 !"#$%&'()*+ sdhi1 89:;<=>? timer@fcfec000#renesas,r7s72100-ostmrenesas,ostm0 fnSaokaytimer@fcfec400#renesas,r7s72100-ostmrenesas,ostm0 gnSaokayi2c@fcfee000 &renesas,riic-r7s72100renesas,riic-rzD` teiritispistinakialitmoinS adisabledi2c@fcfee400 &renesas,riic-r7s72100renesas,riic-rzD` teiritispistinakialitmoinS adisabledi2c@fcfee800 &renesas,riic-r7s72100renesas,riic-rzD` teiritispistinakialitmoinS adisabledi2c@fcfeec00 &renesas,riic-r7s72100renesas,riic-rzD` teiritispistinakialitmoinSaokayhdefaultvgpio@20 onnn,cat9554 aqgpio@21 onnn,cat9554!aqeeprom@50renesas,r1ex24016atmel,24c16Pinterrupt-controller@fcfef800(renesas,r7s72100-irqcrenesas,rza1-irqc timer@fcff0000#renesas,mtu2-r7s72100renesas,mtu2 ktgi0anGfckSaokayrtc@fcff1000$renesas,r7s72100-rtcrenesas,sh-rtc.$alarmperiodcarryn Gfckrtc_x1rtc_x3extalSaokayusb_x1a fixed-clocklchosenignore_loglevelserial0:115200n8memory@8000000memorykeyboard gpio-keyshdefaultvkey-1SW1key-2SW2key-3SW3lbsc leds gpio-ledsled0 led1 led2 led3  compatible#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3spi0spi1spi2spi3spi4serial0#clock-cellsclocksclock-multclock-divphandledevice_typeregclock-frequencynext-level-cacheinterrupts-extendedinterrupt-parentrangesinterruptsarm,early-bresp-disablearm,full-line-zero-disablecache-unifiedcache-levelclock-namespower-domainsstatuspinctrl-namespinctrl-0interrupt-namesnum-csrenesas,buswaitreg-io-widthbus-widthcap-sd-highspeedcap-sdio-irq#interrupt-cellsinterrupt-controllerphy-moderenesas,no-ether-linkphy-handleclock-output-names#power-domain-cellsclock-indicesgpio-controller#gpio-cellsgpio-rangespinmuxpagesizeinterrupt-mapinterrupt-map-maskbootargsstdout-pathlinux,codelabelwakeup-sourcegpios